## **REMARKS**

No claims are amended, no claims are canceled, and claims 85-88 are added; as a result, claims 59-88 are now pending in this application.

The specification has been amended to correct obvious typographical errors. Namely, on page 14 at line 18, "Figure 5" has been amended to "Figure 9," and on page 14 at line 35, "prescaler 103" has been amended to "pre-scaler 113." Applicant respectfully submits that no new material has been added to the specification, and further that the scope of the specification has not been changed.

The new claims are fully supported by the specification as originally filed. No new matter is introduced.

## Objection to the Drawings

The drawings were objected to under 37 C.F.R. 1.83(a) as failing to show first and second generating means for generating first and second analogue periodic signals called for in claims 59, 75 and 84. Applicant respectfully disagrees, and for the reasons stated below, respectfully submits that the drawings comply with the requirements of 37 C.F.R. § 1.83 (a)

37 C.F.R. § 1.83 (a) states, "The drawing in a nonprovisional application must show every feature of the invention specified in the claims. However, conventional features disclosed in the description and claims, where their detailed illustration is not essential for a proper understanding of the invention, should be illustrated in the drawing in the form of a graphical drawing symbol or a labeled representation (e.g., a labeled rectangular box)."

Applicant respectfully submits that the drawings comply with 37 C.F.R. § 1.83 (a), because the first generating means and the second generating means are at least shown in the form of graphical drawing symbols in Figures 2, 3 and 4, and as labeled rectangular boxes in Figure 9. For example, Figure 2 shows the graphical drawing symbols "IN" and "INB." The specification on page 7, at lines 19-25, states, "The input signal (IN) whose frequency is to be divided is applied to the clock input CLK of the first latch 10a, and an antiphase version (INB) of the input signal to be divided is applied to the clock input CLK of the second latch 10b. The signals IN and INB oscillate with a certain amplitude about a voltage midway between logic high and low levels." Further, both Figures 3 and 4 show graphic drawing symbols "IN" and "INB."

#### AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 09/541,857 Filing Date: April 3, 2000 Title: INTEGRATED CIRCUIT

With regards to Figure 3, the specification on page 8, at lines 26-31, states, "Figure 3 is an equivalent circuit diagram of the frequency divider shown in Figure 2 with each latch 10a and 10b being represented by a differential amplifier with hysteresis 30a and 30b and a modulation block 33a and 33b as described above." With regards to Figure 4, the specification on page 9, at lines 27-31, states, "The input signal IN is applied to the first amplifier 40a for varying the hysteresis thereof and complementary input signal INB is applied to the second amplifier 40b for varying the hysteresis thereof."

In another example, Figure 9 shows Voltage Controlled Oscillator 93 and a digital frequency synthesiser 115 as labeled rectangular boxes. With regards to Figure 9, the specification, as amended, at page 14, lines 12-22, states, "the local carrier signal applied to the mixer 107 must be variable to convert the desired RF signals down to the fixed IF frequency. This is conventionally achieved by using a voltage controlled oscillator (VCO) 93, a pre-scaler 113 and a digital frequency synthesiser 115 connected in the manner shown in Figure 9. The frequency of the output signal from the VCO 93 is controlled by the input voltage thereto supplied by the synthesiser 115, while the synthesiser receives a version of the VCO output signal, frequency divided by the pre-scaler 113." Therefore, applicant respectfully submits that Figure 9, through the use of labeled rectangular boxes, shows a first and second generating means for generating a first and a second analogue periodic signal. Further, the specification on page 13, at lines 9-12, states, "The general structure of the transmitter/receiver is of a form well-known to those of skill in the art and will not be described in depth." Therefore, applicant respectfully submits that "detailed illustration is not essential for a proper understanding of the invention," as recited in 37 C.F.R. § 1.83 (a).

For at least the reasons stated above, applicant respectfully submits that the drawings comply with 37 C.F.R. § 1.83 (a), and therefore requests withdrawal of the objection to the drawings. If the objection to the drawings is maintained, applicant respectfully requests that applicant be allowed the opportunity to respond to the maintained objection, including, but not limited to, the opportunity to submit corrected drawings.

Serial Number: 09/541,857 Filing Date: April 3, 2000 Title: INTEGRATED CIRCUIT

# Priority Under 35 U.S.C. 119

The Office Action Summary at check box 12 is marked "Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f)," and is further marked, "c) None of: 1. Certified copies of the priority documents have been received." Applicant mailed to the Patent Office a Communication Regarding Filing of Priority Document, which included a Certified Copy of Great Britain Patent Application No.: 9721082.7, on August 24, 2004. A copy of the stamped postcard is enclosed for your reference. Therefore, applicant respectfully requests acknowledgement of the claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f) in the next Office Action.

## AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 09/541,857 Filing Date: April 3, 2000 Title: INTEGRATED CIRCUIT

## Conclusion

Applicant respectfully submits that the claims are in condition for allowance, and notification to that effect is earnestly requested. The Examiner is invited to telephone applicant's attorney at (612) 349-9587 to facilitate prosecution of this application.

If necessary, please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

Respectfully submitted,

JAMES D. COLLIER ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. Box 2938

alucea Alde

Minneapolis, MN 55402

(612) 349-9587

Timothy B. Clise Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: MS Amendment, Commissioner of Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 24th day of November, 2004.

PATRICIA A. HULTMAN

Name

Signature



Receipt is hereby acknowledged for the following in the United States Patent and Trademark Office:

In re Patent Application of: James D. Collier et al. Tritle: INTEGRATED CIRCUIT Serial No.: 09/541,857

CONTENTS:

Filing Date: April 3, 2000

TENTS: A COMMUNICATION REGARDING FILING OF PRIORITY DOCUMENT (1 pg); Certified Certified copy of Great Britain Patent Application No.: 9721082.7 (23 pgs.).a Return Postcard and TRANSMITTAL SHEET.

Mailed: August 24, 2004 AMM1/pah

Docket No.: 491.039USI Due Date: N/A